■ FEATURES

- High Efficiency : Up to $96 \%$
- 1.5 MHz Constant Frequency Operation
- 600 mA Output Current at $\mathrm{V}_{\mathbb{N}}=3.0 \mathrm{~V}$
- Very Low Quiescent Current of $500 \mu \mathrm{~A}$
- No Schottky Diode Required
- Low $\mathrm{R}_{\mathrm{DS}(O \mathrm{O})}$ Internal Switches: $0.35 \Omega$
- 0.6 V reference allows low Output Voltage
- Current Mode Operation for excellent line and load transient Response
- Short-Circuit \&Thermal Fault Protection
- $\quad<1 \mu \mathrm{~A}$ Shutdown Current
- Power-on Reset Output
- Externally Synchronized Oscillator
- Small Thermally Enhanced MSOP10 and DFN10 Packages


## - APPLICATIONS

- Portable Media Players
- Digital Still Cameras
- Cellular Telephones
- PDAs
- Wireless and DSL modems
- PIN CONFIGURATION



## ■ GENERAL DESCRIPTION

The FSP3112 is a dual channel high efficiency monolithic synchronous step down current mode DC-DC converter operating at 1.5 MHz constant frequency. The device integrates a main switch and a synchronous rectifier for high efficiency without an external Schottky diode for each of the channels. The FSP3112 can operate from a 2.5 V to 5.5 V input voltage and is ideal for powering portable equipment that runs from a single cell lithium-lon (Li+) battery. It can supply 600 mA output current for each channel and can also run at $100 \%$ duty cycle for low dropout operation, extending battery life in portable system. For FSP3112, Pulse Skipping Mode operation at light loads provides very low output ripple voltage for noise sensitive applications.


10-Lead Plastic MSOP Exposed Pad is PGND (Pin 11) Must be connected to GND.

- PIN DESCRIPTION

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | VFB1 | Channel 1 output feedback. It receives the feedback voltage from the <br> external resistive divider across the output. |
| 2 | RUN1 | Channel 1 Enable |
| 3 | VIN | Power Supply |
| 4 | SW1 | Channel 1 power switch output |
| 5 | GND | Ground |
| 6 | NC | No Connection |
| 7 | SW2 | Channel 2 power switch output. |
| 8 | POR | Power On Reset. |
| 9 | RUN2 | Enable Pin of Channel 2. |
| 10 | VFB2 | Channel 2 output feedback. It receives the feedback voltage from the <br> external resistive divider across the output. |
| 11 | EXPOSED PAD | Power Ground. It must be connect to ground properly. |

■ BLOCK DIAGRAM


## ■ ABSOLUTE MAXIMUM RATINGS (NOTE 1)

| Parameter | Rating | Unit |
| :---: | :---: | :---: |
| Input Supply Voltage | -0.3 to +6 | V |
| RUN1, RUN2 | -0.3 to $\mathrm{V}_{\mathbb{I N}}+0.3$ | V |
| VFB1, VFB2 Voltages | -0.3 to $\mathrm{V}_{\mathbb{I N}}+0.3$ | V |
| SW1, SW2 Voltages | -0.3 to $\mathrm{V}_{\mathbb{I N}}+0.3$ | V |
| POR Voltages | -0.3 to +6 | V |
| Peak SW1,SW2 Sink and Source Current | 1.5 | A |
| Operating Temperature Range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature (Note 2) | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec.) | +300 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation $P_{D}$ according to the following formula: $T_{J}=T_{A}+P_{D} \times \theta_{J A}$

## - ELECTRICAL CHARACTERISTICS (NOTE 3)

$\left(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {RUN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, Test circuit of Figure 1, Unless otherwise noted)

| Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range |  | 2.5 |  | 5.5 | V |
| Input DC Supply Current Active Mode Shutdown Mode | $\begin{gathered} V_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB2} 2}=0.5 \mathrm{~V}, \\ R U N=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=4.2 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 500 \\ 0.3 \end{gathered}$ | $\begin{gathered} 800 \\ 2 \end{gathered}$ | $\mu \mathrm{A}$ |
| Regulated Feedback Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Channel 1 or 2 | 0.5880 | 0.6000 | 0.6120 | V |
|  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 85^{\circ} \mathrm{C}$, Channel 1 or 2 | 0.5865 | 0.6000 | 0.6135 | V |
|  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 85^{\circ} \mathrm{C}$, Channel 1 or 2 | 0.5850 | 0.6000 | 0.6150 | V |
| Feedback Pin Input Current | $\mathrm{V}_{\text {FB }}=0.65 \mathrm{~V}$ |  |  | $\pm 30$ | nA |
| Reference Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V |  | 0.11 | 0.40 | \%/V |
| Output Voltage Line Regulation | $\begin{gathered} \hline \mathrm{V}_{\text {IN }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \\ \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA} \end{gathered}$ |  | 0.11 | 0.40 | \%/V |
| Output Voltage Load Regulation | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0$ to 600 mA , |  | 0.0015 |  | \%/mA |
| Maximum Output Current | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ | 600 |  |  | mA |
| Oscillator Frequency | $\mathrm{V}_{\text {FB } 1 / 2}=0.6 \mathrm{~V}$ | 1.2 | 1.5 | 1.8 | MHz |
| $\mathrm{R}_{\text {DS(ON })}$ of P-CH MOSFET | $\mathrm{I}_{\mathrm{SW}}=300 \mathrm{~mA}$ |  | 0.35 | 0.45 | $\Omega$ |
| $\mathrm{R}_{\text {DS(ON) }}$ of $\mathrm{N}-\mathrm{CH}$ MOSFET | $\mathrm{I}_{\text {SW }}=-300 \mathrm{~mA}$ |  | 0.28 | 0.45 | $\Omega$ |
| Peak Inductor Current | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB} 2}=0.5 \mathrm{~V}, \\ \text { Duty cycle }<35 \% \end{gathered}$ |  | 1.2 |  | A |
| SW Leakage | $\mathrm{V}_{\mathrm{RUN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| RUN Threshold | $-40^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 85^{\circ} \mathrm{C}$ | 0.3 | 0.45 | 1.50 | V |
| RUN Leakage Current |  |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Power-On Reset Threshold (POR) | $\mathrm{V}_{\text {FBX }}$ Ramping Up |  | 8.5 |  | \% |
|  | $\mathrm{V}_{\text {FBX }}$ Ramping Down, |  | -8.5 |  | \% |
|  | Power-On Reset Delay |  | 175 |  | mS |
|  | Power-On Reset On-Resistance |  | 100 |  | $\Omega$ |

Note 3: $100 \%$ production test at $+25^{\circ} \mathrm{C}$. Specifications over the temperature range are guaranteed by design and characterization.

- THERMAL RESISTANCE (NOTE 4)

| Package | $\boldsymbol{\theta}_{\text {JA }}\left({ }^{\circ} \mathrm{C} / \mathbf{W}\right)$ | $\boldsymbol{\theta}_{\text {Jc }}\left({ }^{\circ} \mathrm{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: |
| MSOP-10 (EXPOSE PAD) | 45 | 10 |
| DFN-10 (EXPOSE PAD) | 45 | 10 |

Note 4: Thermal Resistance is specified with approximately 1 square of 1 oz cooper.

■ TYPICAL PERFORMANCE CHARACTERISTICS
(Test Figure 1 below unless otherwise specified)


Efficiency vs. Load Current


Efficiency vs. Input Voltage


Efficiency vs. Load Current


Efficiency vs. Load Current


Load Regulation


■ TYPICAL PERFORMANCE CHARACTERISTICS (CONTINUED)


## - OPERATION

FSP3112 is a monolithic switching mode Step-Down DC-DC converter. It utilizes internal MOSFETs to achieve high efficiency and can generate very low output voltage by using internal reference at 0.6 V . It operates at a fixed switching frequency, and uses the slope compensated current mode architecture. This Step-Down DC-DC Converter suppliers 600 mA output current at $\mathrm{VIN}=3 \mathrm{~V}$ with input voltage range from 2.5 V to 5.5 V . For FSP3112 with the Pulse Skipping Mode feature, users can optimize ripple at light load for noise sensitive applications.

## ■ CURRENT MODE PWM CONTROL

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limit for excellent load and line responses and protection of the internal main switch (P-Ch MOSFET) and synchronous rectifier ( $\mathrm{N}-\mathrm{Ch}$ MOSFET). During normal operation, the internal P-Ch MOSFET is turned on for a certain time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error voltage. The current comparator, $\mathrm{I}_{\text {сомр }}$, limits the peak inductor current. When the main switch is off, the synchronous rectifier will be turned on immediately and stay on until either the inductor current starts to reverse, as indicated by the current reversal comparator, $I_{\text {ZERO }}$, or the beginning of the next clock cycle. The OVDET comparator controls output transient overshoots by turning the main switch off and keeping it off until the faults is no longer present.

## ■ PULSE SKIPPING MODE OPERATION

The FSP3112 can automatically switch to Pulse Skipping Mode operation at light load to improve efficiency. In the Pulse Skipping Mode, the inductor current may reach zero or reverse on each pulse. The PWM control loop will automatically skip pulses to maintain output regulation. The bottom MOSFET is turned off by the current reversal comparator, $\mathrm{I}_{\mathrm{ZERO}}$, and the switch voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator.

## DROPOUT OPERATION

When the input voltage decreases toward the value of the output voltage, the FSP3112 allows the main switch to remain on for more than one switching cycle and increases the duty cycle until it reaches $100 \%$.
The duty cycle D of a step-down converter is defined as:

$$
\mathrm{D}=\mathrm{T}_{\mathrm{ON}} \times \mathrm{f}_{\mathrm{OSC}} \times 100 \% \approx \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \times 100 \%
$$

Where $T_{O N}$ is the main switch on time and $f_{O S c}$ is the oscillator frequency.
The output voltage then is the input voltage minus the voltage drop across the main switch and the inductor. At low input supply voltage, the $R_{\mathrm{DS}(\mathrm{ON})}$ of the P-Channel MOSFET increase, and the efficiency of the converter decreases. Caution must be exercised to ensure the heat dissipated not to exceed the maximum junction temperature of the IC.

## ■ MAXIMUM LOAD CURRENT

The FSP3112 will operate with input supply voltages as low as 2.5 V , however, the maximum load current decreases at lower input due to large IR drop on the main switch and synchronous rectifier. The slope compensation signal reduces the peak inductor current as a function of the duty cycle to prevent sub harmonic oscillations at duty cycles greater than $50 \%$. Conversely the current limit increases as the duty cycle decreases.

## ■ APPLICATION INFORMATION



Fig. 1 FSP3112 Typical Application Circuit

## SETTING THE OUTPUT VOLTAGE

The external resistor sets the output voltage according to the following equation:
$\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)$
Table 1 ----Resistor select for output voltage setting

| V OUT | R1(R3) | R2(R4) |
| :---: | :---: | :---: |
| 1.2 V | 316 K | 316 K |
| 1.5 V | 316 K | 474 K |
| 1.8 V | 316 K | 634 K |
| 2.5 V | 316 K | 1001 K |

## INDUCTOR SELECTION

For most designs, the FSP3112 operates with inductors of $1 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:
$\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IV }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \times \Delta \mathrm{I}_{\mathrm{L}} \times \mathrm{f}_{\text {OSC }}}$
Where $\Delta I_{L}$ is inductor Ripple Current. Large value inductors lower ripple current and small value inductors result in high ripple currents. Choose inductor ripple current approximately $35 \%$ of the maximum load current 600 mA , or $\Delta \mathrm{I}_{\mathrm{L}}=210 \mathrm{~mA}$.
For output voltages above 2.0 V , when light-load efficiency is important, the minimum recommended inductor is $2.2 \mu \mathrm{H}$. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the $50 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ range. For higher efficiency at heavy loads (above 200 mA ), or minimal load regulation (but some transient overshoot), the resistance should be kept below $100 \mathrm{~m} \Omega$. The $D C$ current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation ( $600 \mathrm{~mA}+105 \mathrm{~mA}$ ). Table2 lists some typical surface mount inductors that meet target applications for the FSP3112.

FSP3112

| Part \# | $\mathbf{L}(\boldsymbol{\mu H})$ | Max DCR (m) | Rated D.C. Current (A) | Size W $\times \mathbf{L \times H}(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Sumida | 14 | 56.2 | 2.52 |  |
| CR43 | 2.2 | 71.2 | 1.75 | $4.5 \times 4.0 \times 3.5$ |
|  | 3.3 | 86.2 | 1.44 |  |
|  | 4.7 | 108.7 |  |  |
| Sumida | 1.5 |  |  |  |
| CDRH4D18 | 2.2 | 75 | 1.32 | $4.7 \times 4.7 \times 2.0$ |
|  | 3.3 | 110 | 0.84 |  |
|  | 162 |  | 1.29 | $3.6 \times 3.6 \times 1.2$ |
| Toko | 1.5 | 120 | 1.14 |  |
| D312C | 2.2 | 180 | 0.98 |  |
|  | 3.3 | 240 |  |  |

## INPUT CAPACITOR SELECTION

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency shall be less than input source impedance to prevent high frequency switching current passing to the input. A low ESR input capacitor sized for minimum RMS current must be used. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A $4.7 \mu \mathrm{~F}$ ceramic capacitor for most applications is sufficient.

## OUTPUT CAPACITOR SELECTION

The output capacitor is requires to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current. The output ripple $\mathrm{V}_{\text {OUt }}$ is determined by:
$\Delta \mathrm{V}_{\text {OUT }} \leq \frac{\mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \times \mathrm{f}_{\text {OSC }} \times \mathrm{L}} \times\left(\mathrm{ESR}+\frac{1}{8 \times \mathrm{f}_{\text {OSC }} \times \mathrm{C} 3}\right)$

## ■ ORDERING INFORMATION



■ MARKING INFORMATION
(1) MSOP10
(2) DFN10


■ PACKAGE INFORMATION
(1) MSOP10


DETAIL A


| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A | 0.05 | 1.10 |  | 0.0433 |
| A1 | 0.15 | 0.0020 | 0.0060 |  |
| A2 | 0.75 | 0.95 | 0.0295 | 0.0374 |
| b | 0.17 | 0.27 | 0.0067 | 0.0106 |
| D | 2.90 | 3.10 | 0.1142 | 0.1220 |
| E | 4.80 | 5.00 | 0.1890 | 0.1970 |
| e | 0.50 BSC. | $0.0197 B S C$. |  |  |
| L | 0.40 | 0.70 | 0.0157 | 0.0276 |
| y |  | 0.10 |  | 0.0039 |
| $\theta$ | $0^{\circ}$ | $6^{\circ}$ | $0^{\circ}$ | $6^{\circ}$ |

2) DFN10


| Symbol | Dimensions In Millimeters |  |  | Dimensions In Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | 0.80 | 0.90 | 1.00 | 0.031 | 0.035 | 0.039 |
| A1 | 0.00 | 0.02 | 0.05 | 0.000 | 0.001 | 0.002 |
| A3 | 0.20REF |  |  | 0.008REF |  |  |
| E | 2.85 | 3.00 | 3.15 | 0.112 | 0.118 | 0.124 |
| E2 | 1.39 |  | 2.45 | 0.055 |  | 0.096 |
| D | 2.85 | 3.00 | 3.15 | 0.112 | 0.118 | 0.124 |
| D2 | 1.20 |  | 1.75 | 0.047 |  | 0.069 |
| b | 0.18 | 0.25 | 0.30 | 0.008 | 0.010 | 0.015 |
| L | 0.30 | 0.40 | 0.50 | 0.012 | 0.016 | 0.020 |
| p | 0.50BSC |  |  | 0.020BSC |  |  |

